


Sequential Circuits




Seq. Ckt.

Seq. circuit is a combinational circuit with memory.

O/P depends on present I/P & Present state [last O/P]

I/P	Present (Q_n)	Next (Q_{n+1})

Latches: (SR) (Nand Gate)



NAND


$$\overline{1 \cdot Q} = \overline{1} + \overline{Q} = 0 + Q$$

$$\overline{1 \cdot \overline{Q}} = 0 + \overline{\overline{Q}}$$

S	R	Q_{n+1}
0	0	Invalid
0	1	1
1	0	0
1	1	Hold

04

SR Flip-flop



$00 \rightarrow \text{Invalid}$
 $01 \rightarrow 1$
 $10 \rightarrow 0$
 $11 \rightarrow \text{Hold}$


Truth Table

CLK	S	R	Q_{n+1}	
0	-	-	Q_n	Previous state
1	0	0	Hold	Hold
1	0	1	0	Reset
1	1	0	1	Set
1	1	1	Invalid	Invalid

Characteristics table

S	R	$Q(n)$	$Q(n+1)$	
0	0	0	0	} Hold
0	0	1	1	
0	1	0	0	} Reset
0	1	1	0	
1	0	0	1	} Set
1	0	1	1	
1	1	0	X	} Invalid
1	1	1	X	

S	R	
0	0	H
0	1	1
1	0	0
1	1	Inv.




$$Q_{n+1} = S + \bar{R}Q_n$$

Excitation Table

$Q(n)$	$Q(n+1)$	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

J-K Flip flop



Truth Table


CLK	J	K	Q_{n+1}	
1	0	0	H(ein)	Hold
1	0	1	0	Reset
1	1	0	1	Set
1	1	1	Toggle	Toggle

S	R	Q_{n+1}
0	0	H
0	1	0
1	0	1
1	1	Invalid

let us suppose $Q_n = 1$ $Q_{n+1} = 0$
 $Q_n = 0$ $Q_{n+1} = 1$

Characteristic Table

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0




$Q_{n+1} = \overline{K} Q_n + J \overline{Q}_n$

Excitation Table

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	X	X
1	0	X	1
1	1	X	0

③

D-FF



Truth Table

P	Q _{n+1}
0	0
1	1

Using SR

S	R	Q _{n+1}
0	0	Inv.
0	1	1
1	0	0
1	1	Hold

Characteristic Table

D	Q _n	Q _{n+1}
0	0	0
0	1	0
1	0	1
1	1	1


Characteristic eqn.

$$Q_{n+1} = D$$

Excitation table

Q _n	Q _{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

T-FF



Truth Table

T	Q _{n+1}
0	Q _n
1	$\overline{Q_n}$

Characteristic Table

T	Q _n	Q _{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

Characteristic

Eqn. $Q_{n+1} = T \oplus Q_n$

Excitation Table

Q _n	Q _{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Q _A	Q _{A+1}	S	R	J	K	D	T
0	0	0	X	0	X	0	0
0	1	1	0	1	X	1	1
1	0	0	1	X	1	0	1
1	1	X	0	X	0	1	0

(5)

Counters

Synchronous

Asynchronous.

Sequential circuit - Output depends on present I/P & past O/P.

Counters - A sequential circuit that goes through a sequence of states upon application of clock pulse. It stores/displays sequences of states due to clock.

A n -bit counter has n -FFs.


A n -bit counter has 2^n states.

States $\Rightarrow 0 - (2^n - 1)$ by using n FFs.

Mod N-Counter

$N =$ no. of states (MOD no. / modulus count)

$$N \leq 2^n$$



MOD 8 \Rightarrow no. of states \Rightarrow CLK

$$N \leq 2^n \Rightarrow 8 \leq 2^n \Rightarrow n = 3 = \text{no. of FF}$$

Applications

(FSM) Finite State Machine - Synchronous Seq. Circuit

FPGA - Field Programmable Gate Arrays

ASIC - Application Specific Integrated Circuits (1)

ASIC - is designed for specific application while FPGA is a multipurpose microchip that one can reprogram for multiple applications