

Counters

Synchronous

Asynchronous

Sequential circuit - Output depends on present I/P & past O/P.

Counters - A sequential circuit that goes through a sequence of clock states upon application of clock pulse & stores/displays sequence of states due to clock.

- # A n-bit counter has n-FFs.
- # A n-bit counter has 2^n states.
- # States in $0 - (2^n - 1)$ by using n FFs.

Mod N - Counter

$N =$ no. of states (MOD no./ modulus count)



MOD 8 \Rightarrow no. of states CLK \Rightarrow 8 $\leq 2^n \Rightarrow n=3 =$ no. of FF

Applications

- (FSM) Finite State Machine - Synchronous Seq. Circuit
- FPGA - Field Programmable Gate Array.
- ASIC - Application Specific Integrated Circuits ①
- ASIC - is designed for specific applications while FPGA is a multipurpose microchip that one can reprogram for multiple applications.

Ring Counter No. of modes = No. of states

$$m = 4 = \text{no. of FT}$$

$$\text{no. of unused states} = 2^n - m$$

Johnson Counter No. of states = $2^n = 16$ used

$$\text{No. of states unused} = 2^n - 2m = 8$$


$$\text{Usable states} = 2m = 8$$

asynchronous Counter - (counting will be pattern up or down)


Synchronous Counter - Random Counting possible.

BCD Counter

Binary Counter
 Decade Counter
 10-bit Counter / mod-10 Counter



-ve Edge Triggered UP Counter/Ripple Counter



$$F_{out} = \frac{F_{in}}{8}$$

Ripple = IP clock pulse for II & III FF is the OP of their previous FFs.



In ripple counter, Q_0 toggles for every clock pulse -ve edge.

- Q_0 - toggles, $Q_0 \rightarrow 1 \text{ to } 0$
- Q_1 " " $Q_1 \rightarrow 0 \text{ to } 1$
- Q_2 " " " " " "
- Q_0 " " " " " "

	Q_2	Q_1	Q_0
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1


MOD = 7 Ripple Counter

No. of FF = 3 ; $N = 7$





Timing diagram

Timing diagram





Ring Counter




Q_3	Q_2	Q_1	Q_0
0	0	0	1
0	0	1	0
0	1	0	0
1	0	0	0

No. of states = $2^n = 2^4 = 16$
 No. of states = $2^n - 1 = 15$
 No. of states = $2^n - n$

Two-Cell Ring Counter





CLK	Q ₀	Q ₁	Q ₂	Q ₃
1 st	1	0	0	0
2 nd	1	1	0	0
3 rd	1	1	1	0
4 th	1	1	1	1
5 th	0	1	1	1
6 th	0	0	1	1
7 th	0	0	0	1
8 th	0	0	0	0



Synchronization - Switch of Clock pulse is ON (Clock not giving) clock signal that's why it is fast.



3 bit ripple counter;



$2^3 = 8$


clk	Q ₂	Q ₁	Q ₀
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1
8	0	0	0

Ring Counter



clk	Q ₂	Q ₁	Q ₀
0	0	0	0
1	0	0	1
2	0	1	0
3	1	0	0
4	1	0	1
5	1	1	0
6	0	1	0
7	0	0	1
8	0	0	0

Twisted Ring Counter



Design a synchronous counter with counting sequence 0, 2, 1, 3, 0

Soln:-

- i) Identify no. of states & no. of FFs
- ii) Construct state table
- iii) Write excitation eqn.
- iv) Minimize logical expression
- v) Implement


Sequence

0 → 2 → 1 → 3 → 0
↓ ↓ ↓ ↓ ↓

00 10 01 11

State Diagram


No. of FFs = (11) ⇒ 2




State table


Present state		Next State		Excitation	
QA	QB	QA+	QB+	DA	DB
0	0	1	0	1	0
1	0	0	1	0	1
0	1	1	1	1	1
1	1	0	0	0	0

eqn for DA QA QB



⇒ DA = QA





Circuit Diagram

Important points:

$N = \text{no. of states} \leq 2^n$
= modulus

o $n \geq \log_2 N$

MOD 15 \Rightarrow no. of states = 15

$15 \leq 2^n \Rightarrow n = 4$


Freq. divider

$$\frac{f \text{ kHz}}{I/O} \rightarrow \left[\frac{\text{MOD}}{N \text{ counter}} \right] \rightarrow \frac{f}{N} \text{ kHz}$$

$$10 \text{ kHz} \rightarrow \left[\frac{\text{MOD}}{10} \right] \rightarrow 1 \text{ kHz}$$

If MOD M & MOD N

Counters are cascaded



$$4 \times 5 = 20 \text{ MOD}$$

f

f